CVE-2025-0036

3.2LOW

In AMD Versal Adaptive SoC devices, the incorrect configuration of the SSS during runtime (post-boot) cryptographic operations could cause data to be incorrectly written to and read from invalid locat

Published: 6/10/2025Updated: 6/12/2025
View on NVDView on MITRE

Description

In AMD Versal Adaptive SoC devices, the incorrect configuration of the SSS during runtime (post-boot) cryptographic operations could cause data to be incorrectly written to and read from invalid locations as well as returning incorrect cryptographic data.

AI AnalysisPowered by AI

References